SBIR-STTR Award

Deriving coherent antenna array clocks from a common tapped delay line driven by a synchronizing pulse per clock cycle results in reduced jitter and optimal beam forming at minimal cost. Phase one effort analytically considers both electronic and optical implementations with an option for simulation-based validation of a critical PLL circuit and other physical parameters. Analysis considers three clock configurations: 1Ghz with 100FS aperature jitter (per RFP), 21Ghz (2 times X-band) with 50FS jitter and 40GHz (2 times low end of K-band) with 10FS jitter.

Keywords:
Phased-Array, Active-Array, Antenna, Coherent, Clocking, Jitter, Beam-Forming, Delay-Line

Tunable clocks targeting 10GHz through greater than 70GHz are optically generated, distributed and interfaced into an array of one or more cyrogenic, electronic operating environments. Design criteria include exceptionally low jitter and skew between clocks presented to each array element (less than 10FS RMS). Use of single-mode, optical fiber technology supports arrays distributed across 600 meters or more.

Keywords:
Jitter,Skew,Cyrogenic,Optical,Tunable,Ghz,Clock,Array